

Howard G. Sachs et al.
Application No.: 09/057,861
Page 3

PATENT

CLEAN VERSION OF CLAIMS

147. A method for operating a computing system comprises:

6
1
fetching a first 256 bit-wide frame of instructions from an instruction memory, the first frame of instructions comprising up to eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of groups of instructions from the first frame of instructions, wherein the groups of instructions comprises at least one group of instructions and comprises at most eight groups of individual instructions, wherein a group of instructions are issued separately from other groups of instructions within the first frame of instructions, wherein groups of instructions are issued from left-to-right from the first frame of instructions, and wherein instructions within a group of instructions are issued in parallel;

issuing instructions in a first group of instructions from the first frame of instructions to functional units appropriate for the instructions in the first group of instructions in response to grouping bits of the instructions in the first group of instructions and in response to a mapping of the instructions in the first group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the first frame of instructions;

fetching a second 256 bit-wide frame of instructions from the instruction memory, the second frame of instructions comprising up to eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of groups of instructions from the second frame of instructions, wherein the groups of instructions comprises at least one group of instructions and comprises at most eight groups of individual instructions, wherein a group of instructions are issued separately from other groups of instructions within the second frame of instructions, wherein groups of instructions are issued from left-to-right from the second frame of instructions, and wherein instructions within a group of instructions are issued in parallel; and

Howard G. Sachs et al.
Application No.: 09/057,861
Page 4

PATENT

issuing instructions in a first group of instructions from the second frame of instructions to functional units appropriate for the instructions in the first group of instructions in response to grouping bits of the instructions in the first group of instructions and in response to a mapping of the instructions in the first group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the second frame of instructions;

wherein instructions from the first 256 bit-wide frame of instructions are issued before fetching the second 256 bit-wide frame of instructions from the instruction memory; and

wherein the groups of instructions from the first frame of instructions and the groups of instructions from the second frame of instructions are specified at compile time.

148. The method of claim 147 wherein the first 256 bit-wide frame of instructions comprises less than eight 32 bit-wide instructions.

149. The method of claim 147 further comprising:

issuing instructions in a second group of instructions from the first frame of instructions to functional units appropriate for the instructions in the second group of instructions in response to grouping bits of the instructions in the second group of instructions and in response to a mapping of the instructions in the second group of instructions to functional units, wherein the mapping is determined in response to a portion of instruction data in each instruction in the second group of instructions from the first frame of instructions.

150. The method of claim 149 wherein a functional unit appropriate for an instruction in the second group of instructions from the first frame of instruction comprises a floating point unit.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 5

PATENT

151. The method of claim 150 wherein the second group of instructions from the first frame of instructions includes a floating point instruction.

152. The method of claim 147 wherein the first 256 bit-wide frame of instructions comprises exactly eight 32 bit-wide instructions.

153. The method of claim 152 further comprising:
issuing instructions in a second group of instructions from the second frame of instructions to functional units appropriate for the instructions in the second group of instructions in response to grouping bits of the instructions in the second group of instructions and in response to a mapping of the instructions in the second group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the second group of instructions from the second frame of instructions.

154. The method of claim 147 wherein three groups of instructions are packed within the first 256 bit-wide frame of instructions thereby reducing instruction code size.

155. The method of claim 154 wherein issuing instructions in a first group of instructions from the first frame of instructions further comprises decoding the instructions in the first group of instructions before issuance to functional units appropriate for the instructions in the first group of instructions from the first frame of instructions.

156. The method of claim 147 wherein four groups of instructions are packed within the first 256 bit-wide frame of instructions thereby reducing a number of no-operations within the first 256 bit-wide frame of instructions.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 6

PATENT

157. The method of claim 156 wherein groups of instructions are not split across the first 256 bit-wide frame of instructions and the second 256 bit-wide frame of instructions.

158. The method of claim 156 wherein the groups of instructions from the first frame of instructions and the groups of instructions from the second frame of instructions are specified at compile time in response to data dependency checking of the instructions in the first frame of instructions and in response to data dependency checking of the instructions in the second frame of instructions.

159. The method of claim 147 wherein the instructions in the first instruction frame are stored in little-endian format.

160. The method of claim 159 wherein the functional units appropriate for the instructions in the first group of instructions in the first frame of instructions are selected from a group of eight functional units.

161. The method of claim 147
wherein the groups of instructions from the first frame of instructions comprises the first group of instructions, a second group of instructions, and a third group of instructions;

wherein instructions grouped as the second group of instructions are to be issued in parallel to appropriate functional units before instructions grouped as the third group of instructions are to be issued in parallel.

162. The method of claim 161
wherein the first group of instructions comprises two instructions to be issued in parallel;
wherein the second group of instructions comprises three instructions to be issued in parallel; and

Howard G. Sachs et al.
Application No.: 09/057,861
Page 7

PATENT

wherein the third group of instructions comprises three instructions to be issued in parallel.

163. The method of claim 161

wherein the groups of instructions from the first frame of instructions also comprise a fourth group of instructions;

wherein instructions grouped as the third group of instructions are to be issued in parallel to appropriate functional units before instructions grouped as the fourth group of instructions are to be issued in parallel;

wherein the third group of instructions comprises two instructions to be issued in parallel; and

wherein the fourth group of instructions comprises two instructions to be issued in parallel.

164. The method of claim 147 wherein the first group of instructions from the first frame of instructions includes two add instructions that are issued in parallel to functional units appropriate for the two add instructions.

165. The method of claim 164 wherein the functional units include two arithmetic logic units.

166. The method of claim 164 wherein the first group of instructions from the first frame of instructions also includes a load instruction.

167. The method of claim 147 wherein an instruction in the first group of instructions from the first frame of instructions operates upon registers.

168. The method of claim 167 wherein an instructions from the first frame of instructions comprises a branch instruction.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 8

PATENT

169. A processor comprises:

a plurality of functional units;

an instruction memory configured to store a first 256-bit wide frame of instructions, the first frame of instructions comprising up to eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of variable length groups of instructions from the first frame of instructions, wherein the variable length groups of instructions comprises at least one group of instructions and comprises at most eight groups of individual instructions, wherein a group of instructions are dispatched separately from other groups of instructions within the first frame of instructions, wherein groups of instructions are dispatched from left-to-right from the first frame of instructions, and wherein instructions within a group of instructions are dispatched in parallel; and

an instruction dispatching unit coupled to the instruction memory and the plurality of functional units, the instruction dispatching unit configured to dispatch instructions in a first group of instructions from the first frame of instructions to functional units appropriate for the instructions in the first group of instructions in response to grouping bits of the instructions in the first group of instructions and in response to a mapping of the instructions in the first group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the first frame of instructions; and

wherein the groups of instructions from the first frame of instructions are determined at compile time.

170. The processor of claim 169

wherein the instruction memory is also configured to store a second 256 bit-wide frame of instructions, the second frame of instructions comprising up to eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide

Howard G. Sachs et al.
Application No.: 09/057,861
Page 9

PATENT

instructions are indicative of variable length groups of instructions from the second frame of instructions, wherein the variable length groups of instructions comprises at least one group of instructions and comprises at most eight groups of individual instructions, wherein a group of instructions are dispatched separately from other groups of instructions within the second frame of instructions, wherein groups of instructions are dispatched from left-to-right from the second frame of instructions, and wherein instructions within a group of instructions are dispatched in parallel;

wherein the instruction dispatching unit is also configured to dispatch instructions in a first group of instructions from the second frame of instructions to functional units appropriate for the instructions in the first group of instructions in response to grouping bits of the instructions in the first group of instructions and in response to a mapping of the instructions in the first group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the second frame of instructions; and

wherein the first group of instructions from the first 256-bit wide frame of instructions are dispatched before the first group of instruction in the second 256 bit-wide frame of instructions.

171. The processor of claim 170 wherein the instruction dispatching unit is also configured to dispatch instructions in a second group of instructions from the first frame of instructions to functional units appropriate for the instructions in the second group of instructions in response to grouping bits of the instructions in the second group of instructions and in response to a mapping of the instructions in the second group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the second group of instructions from the first frame of instructions.

172. The processor of claim 171 wherein the first 256 bit-wide frame of instructions comprises less than eight 32 bit-wide instructions and a no operation.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 10

PATENT

173. The processor of claim 169 wherein the plurality of functional units comprises a functional unit configured to perform floating-point operations.

174. The processor of claim 173 wherein an instruction in the first frame of instructions comprises a floating point instruction.

6
1
175. The processor of claim 169 wherein the plurality of functional units also comprises a functional unit configured to perform a load operation and a store operation.

176. The processor of claim 175 wherein the plurality of functional units also comprises a functional unit configured to perform branch instructions.

177. The processor of claim 176 wherein the first 256 bit-wide frame of instructions comprises exactly eight 32 bit-wide instructions.

178. The processor of claim 169 wherein at least three groups of instructions are packed within the first 256 bit-wide frame of instructions thereby saving memory space.

179. The processor of claim 178 wherein the instruction dispatching unit is also configured to fetch the first frame of instructions and configured to decode the instructions in the first group of instructions before dispatch to functional units appropriate for the instructions in the first group of instructions from the first frame of instructions.

180. The processor of claim 169 wherein groups of instructions to be dispatched in parallel are not split across frames of instructions.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 11

PATENT

181. The processor of claim 180 wherein four groups of instructions are packed within the first 256 bit-wide frame of instructions thereby reducing memory bandwidth.

182. The processor of claim 180 wherein the groups of instructions from the first frame of instructions are specified at compile time by the grouping bits of the instructions in the first frame of instructions in response to data dependency checking of the instructions in the first frame of instructions.

183. The processor of claim 169 wherein the functional units appropriate for the instructions in the first group of instructions in the first frame of instructions are selected from a group of eight functional units.

184. The processor of claim 183 wherein the instructions in the first instruction frame are stored in little-endian format.

185. The processor of claim 169 wherein the groups of instructions from the first frame of instructions comprises the first group of instructions, a second group of instructions, and a third group of instructions;

wherein the instruction dispatching unit is also configured to dispatch instructions in a second group of instructions from the first frame of instructions to functional units appropriate for the instructions in the second group of instructions in response to grouping bits of the instructions in the second group of instructions and in response to a mapping of the instructions in the second group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the second group of instructions from the first frame of instructions; and

wherein the instruction dispatching unit is also configured to dispatch instructions grouped as the first group of instructions in parallel to appropriate functional

Howard G. Sachs et al.
Application No.: 09/057,861
Page 12

PATENT

units before dispatching instructions grouped as the second group of instructions in parallel.

186. The processor of claim 185

wherein the first group of instructions comprises two instructions to be dispatched in parallel;

wherein the second group of instructions comprises three instructions to be dispatched in parallel; and

wherein the third group of instructions comprises three instructions to be dispatched in parallel.

187. The processor of claim 185

wherein the groups of instructions from the first frame of instructions also comprise a fourth group of instructions;

wherein the instruction dispatching unit is also configured to dispatch instructions in a third group of instructions from the first frame of instructions to functional units appropriate for the instructions in the third group of instructions in response to grouping bits of the instructions in the third group of instructions and in response to a mapping of the instructions in the third group of instructions to functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the third group of instructions from the first frame of instructions;

wherein the instruction dispatching unit is also configured to dispatch instructions grouped as the second group of instructions in parallel to appropriate functional units before dispatching instructions grouped as the third group of instructions in parallel;

wherein the third group of instructions comprises two instructions to be dispatched in parallel; and

wherein the fourth group of instructions comprises two instructions to be dispatched in parallel.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 13

PATENT

188. The processor of claim 169 wherein the plurality of functional units include functional units configured to perform arithmetic and logic operations.

189. The processor of claim 188 wherein an instruction of the first group of instructions from the first frame of instructions comprises a load instruction.

190. The processor of claim 188 wherein the instructions of the first group from the first frame of instructions comprises two addition instructions.

191. The processor of claim 188 wherein at least one instruction in the first group of instructions from the first frame of instructions operates upon registers.

192. The processor of claim 188 wherein an instruction from the first frame of instructions comprises a branch instruction.

193. An apparatus comprises:

a memory configured to store a plurality of instruction data; and

a processor coupled to the memory comprising:

a memory controller configured to receive a first set of instruction data from the memory;

a plurality of functional units;

an instruction memory configured to store a first 256-bit wide frame of instructions in response to the first set of instruction data from the memory, the first frame of instructions comprising up to eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of groups of instructions of variable lengths from the first frame of instructions, wherein the groups of instructions comprises at least one group of instructions and comprises at most eight groups of instructions, wherein a number of instructions in the groups of

Howard G. Sachs et al.
Application No.: 09/057,861
Page 14

PATENT

instructions comprises at least one instruction and up to eight instructions; wherein a group of instructions are dispatched separately from other groups of instructions within the first frame of instructions, wherein groups of instructions are dispatched from left-to-right from the first frame of instructions, and wherein instructions within a group of instructions are dispatched in parallel; and

an instruction dispatching unit coupled to the instruction memory and coupled to the plurality of functional units, the instruction dispatching unit configured to fetch the first frame of instructions from the instruction memory and configured to dispatch instructions in a first group of instructions from the first frame of instructions to functional units appropriate for the instructions in the first group of instructions in response to grouping bits of the instructions in the first group of instructions and in response to a mapping of the instructions in the first group of instructions to appropriate functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the first frame of instructions;

wherein the groups of instructions from the first frame of instructions are determined at compile time.

194. The apparatus of claim 193

wherein the memory controller is configured to receive a second set of instruction data from the memory;

wherein the instruction memory is also configured to store a second 256-bit wide frame of instructions in response to the second set of instruction data from the memory, the second frame of instructions comprising up to eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of groups of instructions of variable lengths from the second frame of instructions, wherein the groups of instructions comprises at least one group of instructions and comprises at most eight groups of instructions, wherein a number of instructions in the groups of instructions comprises at least one instruction and up to eight instructions;

Howard G. Sachs et al.
Application No.: 09/057,861
Page 15

PATENT

wherein a group of instructions are dispatched separately from other groups of instructions within the second frame of instructions, wherein groups of instructions are dispatched from left-to-right from the first frame of instructions, and wherein instructions within a group of instructions are dispatched in parallel; and

wherein the instruction dispatching unit is also configured to fetch the second frame of instructions from the instruction memory and configured to dispatch instructions in a first group of instructions from the second frame of instructions to functional units appropriate for the instructions in the first group of instructions in response to grouping bits of the instructions in the first group of instructions and in response to a mapping of the instructions in the first group of instructions to appropriate functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the second frame of instructions;

wherein the first group of instructions from the first 256-bit wide frame of instructions and the first group of instructions in the second 256 bit-wide frame of instructions are determined at compile time.

195. The apparatus of claim 194 wherein the instruction dispatching unit is also configured to dispatch instructions in a second group of instructions from the first frame of instructions to functional units appropriate for the instructions in the second group of instructions in response to grouping bits of the instructions in the second group of instructions and in response to a mapping of the instructions in the second group of instructions to appropriate functional units, wherein the mapping is determined in response to at least a portion of instruction data in each instruction in the second group of instructions from the first frame of instructions.

196. The apparatus of claim 194 wherein the first 256 bit-wide frame of instructions comprises a no operation.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 16

PATENT

197. The apparatus of claim 193 wherein the plurality of functional units comprises eight functional units including a floating-point unit.

198. The apparatus of claim 197 wherein an instruction in a group of instructions from the first frame of instructions comprises a floating point instruction.

199. The apparatus of claim 198 wherein the plurality of functional units also includes a functional unit configured to perform a load operation.

200. The apparatus of claim 197 wherein the plurality of functional units also includes a branch unit.

201. The apparatus of claim 200 wherein the first 256 bit-wide frame of instructions comprises exactly eight 32 bit-wide instructions.

202. The apparatus of claim 193 wherein more than two groups of instructions are packed within the first 256 bit-wide frame of instructions thereby reducing instruction code size.

203. The apparatus of claim 202 wherein the instruction dispatching unit is also configured to decode the instructions in the first group of instructions before dispatch to the appropriate functional units.

204. The apparatus of claim 203 wherein groups of instructions to be dispatched in parallel are not split across frames of instructions.

205. The apparatus of claim 202 wherein the groups of instructions from the first frame of instructions are specified at compile time by the grouping bits of the instructions in the first frame of instructions in response to data dependency checking of the instructions in the first frame of instructions.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 17

PATENT

206. The apparatus of claim 202 wherein the instructions in the first instruction frame are stored in little-endian format.

207. The apparatus of claim 193
wherein the groups of instructions from the first frame of instructions comprises the first group of instructions, a second group of instructions, and a third group of instructions; and

wherein a number of instructions in the first group of instructions is different from a number of instructions in the second group of instructions.

208. The apparatus of claim 207
wherein the groups of instructions from the first frame of instructions also comprise a fourth group of instructions; and

wherein a number of instructions in the first group of instructions is different from a number of instructions in the fourth group of instructions.

209. The apparatus of claim 207 wherein the plurality of functional units includes at least one arithmetic logic unit.

210. The apparatus of claim 188
wherein the plurality of functional units includes at least two arithmetic logic units; and

wherein the first group of instructions from the first frame of instructions comprises two addition instructions.

211. The apparatus of claim 210 wherein the first group of instructions from the first frame of instructions also comprises a load instruction.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 18

PATENT

212. The apparatus of claim 211 wherein the two addition instructions operate upon registers.

213. The apparatus of claim 193 wherein a number of instructions in the first group of instructions is equal to a number of instructions in the second group of instructions.

214. The apparatus of claim 213 wherein the number of instructions in the first group of instructions is exactly one instruction.

215. The apparatus of claim 193 wherein the right-most instruction in the first frame of instructions is configured to store a branch operation.

216. An instruction memory comprises:
a first 256-bit wide frame of instructions comprising eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of groups of variable number of instructions from the first frame of instructions, wherein the first frame of instructions comprises at least one group of instructions and comprises at most eight groups of instructions, wherein a number of instructions in the groups of instructions comprises at least one instruction and up to eight instructions; wherein a group of instructions are dispatched serially from left-to-right within the first frame of instructions, and wherein instructions within a group of instructions are dispatched in parallel; and

a second 256-bit wide frame of instructions comprising eight 32 bit-wide instructions, each 32-bit wide instruction comprising 31 contiguous bits of instruction data and a one bit wide grouping bit, wherein grouping bits of the 32 bit-wide instructions are indicative of groups of variable number of instructions from the second frame of instructions, wherein the second frame of instructions comprises at least one group of instructions and comprises at most eight groups of instructions, wherein a number of

Howard G. Sachs et al.
Application No.: 09/057,861
Page 19

PATENT

instructions in the groups of instructions comprises at least one instruction and up to eight instructions; wherein a group of instructions are dispatched serially from left-to-right within the second frame of instructions, and wherein instructions within a group of instructions are dispatched in parallel;

wherein a first group of instructions from the first frame of instructions are fetched and dispatched to functional units appropriate for instructions in the first group in response to grouping bits of the instructions in the first group of instructions;

wherein a second group of instructions from the first frame of instructions are fetched and dispatched to functional units appropriate for instructions in the second group in response to grouping bits of the instructions in the second group of instructions;

wherein a first group of instructions from the second frame of instructions are fetched and dispatched to functional units appropriate for instructions in the first group in response to grouping bits of the instructions in the first group of instructions from the second frame of instructions; and

wherein the grouping bits of the instructions in the first frame of instructions and the grouping bits of the instructions in the second frame of instructions are determined at a time other than run-time.

217. The instruction memory of claim 216

wherein the second frame of instructions are fetched only after all instructions in the first frame of instructions are dispatched.

218. The instruction memory of claim 217

wherein the first group of instructions from the first frame of instructions and the first group of instructions in the second frame of instructions are determined at compile time.

219. The instruction memory of claim 218

Howard G. Sachs et al.
Application No.: 09/057,861
Page 20

PATENT

wherein the first group of instructions from the first frame of instructions are dispatched in response to a mapping of the instructions in the first group of instructions to appropriate functional units; and

wherein the mapping of the instructions is determined in response to at least a portion of instruction data in each instruction in the first group of instructions from the first frame of instructions.

220. The instruction memory of claim 218 wherein an instruction in the first frame of instructions comprises a no-op instruction.

221. The instruction memory of claim 216 wherein functional units appropriate for instructions in the first group of instructions in the first frame of instructions comprise eight functional units.

222. The instruction memory of claim 221 wherein a functional unit appropriate for an instruction in the first frame of instructions comprises a floating point unit.

223. The instruction memory of claim 222 wherein an instruction in the first frame of instructions is sent to a functional unit that performs a store operation.

224. The instruction memory of claim 222 wherein a functional unit appropriate for an instruction in the first frame of instructions comprises an arithmetic logic unit.

225. The instruction memory of claim 224 wherein instructions in the first group of instructions from the first frame of instructions comprise two ALU instructions.

Howard G. Sachs et al.
Application No.: 09/057,861
Page 21

PATENT

226. The instruction memory of claim 225 wherein an instruction in the second group of instructions from the first frame of instructions comprises a floating point instruction.

227. The instruction memory of claim 226 wherein an instruction from the first frame of instructions comprises a branch instruction.

228. The instruction memory of claim 216 wherein more than two groups of instructions are packed within the first 256 bit-wide frame of instructions thereby reducing instruction code size.

229. The instruction memory of claim 228 wherein the instructions in the first group of instructions are decoded prior to dispatch to the appropriate functional units.

230. The instruction memory of claim 229 wherein the instructions in the first group of instructions in the first frame of instructions are checked for data dependency at compile time.

231. The instruction memory of claim 229 wherein instructions stored in the first frame of instructions and stored in the second frame of instructions are not grouped into a single group of instructions.

232. The instruction memory of claim 228 wherein the instructions in the first instruction frame and the instructions in the second instruction are stored in little-endian format.

233. The instruction memory of claim 216 wherein the first group of instructions and the second group of instructions are packed into the first 256 bit-wide

Howard G. Sachs et al.
Application No.: 09/057,861
Page 22

PATENT

frame of instructions to reduce a number of no-operations in the first 256 bit-wide frame of instructions.

234. The instruction memory of claim 233 wherein a number of instructions in the first group of instructions is identical to a number of instructions in the second group of instructions.

235. The instruction memory of claim 234 wherein the first frame of instructions also comprise a third group of instructions; and

wherein a number of instructions in the third group of instructions comprises more than one instruction.

236. The instruction memory of claim 235 wherein an instruction in the first group of instructions from the first frame of instruction specifies at least one source register and one destination register.
